登入
｜
註冊
｜
會員中心
｜
結帳
｜
培訓課程
魔法弟子
｜
自資出版
｜
電子書
｜
客服中心
｜
智慧型立体會員
書名
出版社
作者
isbn
編號
5050魔法眾籌
|
NG書城
|
國際級品牌課程
|
優惠通知
|
霹靂英雄音樂精選
|
89S51/52 單晶片與專題製作最佳範本：使用Keil(附範例程式檔案及Keil C軟體)
此作者無相關書籍
文學小說
文學
｜
小說
商管創投
財經投資
｜
行銷企管
人文藝坊
宗教、哲學
社會、人文、史地
藝術、美學
｜
電影戲劇
勵志養生
醫療、保健
料理、生活百科
教育、心理、勵志
進修學習
電腦與網路
｜
語言工具
雜誌、期刊
｜
軍政、法律
參考、考試、教科用書
科學工程
科學、自然
｜
工業、工程
家庭親子
家庭、親子、人際
青少年、童書
玩樂天地
旅遊、地圖
｜
休閒娛樂
漫畫、插圖
｜
限制級
TIMING ANALYSIS AND SIMULATION FOR SIGNAL INTEGRITY ENGINEERS
作者：
EDLUND
分類：
工業•工程
／
電子•電機
叢書系列：實用電子
出版社：
全華圖書
出版日期：2008/1/1
ISBN：0132365049
書籍編號：kk0194777
頁數：241
定價：
880
元
書價若有異動，以出版社實際定價為準
訂購後立即為您進貨
訂購後立即為您進貨：目前無庫存量,讀者下訂後,開始進入調書程序,一般天數約為2-10工作日(不含例假日)。
團購數最低為 20 本以上
評價數：
(請將滑鼠移至星星處進行評價)
目前平均評價：
文字連結
複製語法
<a href='https://www.silkbook.com/book_detail.asp?goods_ser=kk0194777'>TIMING ANALYSIS AND SIMULATION FOR SIGNAL INTEGRITY ENGINEERS</a>
圖片連結
複製語法
<a href='https://www.silkbook.com/book_detail.asp?goods_ser=kk0194777'><img src='https://www.silkbook.com/mall_image/bk/kk0194777.jpg' ALT='TIMING ANALYSIS AND SIMULATION FOR SIGNAL INTEGRITY ENGINEERS' height='120' width='90'></a>
分
享
內容簡介
同類推薦
<b><font color="#aa0000">內容簡介</font></b> Every day, companies call upon their signal integrity engineers to make difficult decisions about design constraints and timing margins. Can I move these wires closer together? How many holes can I drill in this net? How far apart can I place these chips? Each design is unique: there’s no single recipe that answers all the questions. Today’s designs require ever greater precision, but design guides for specific digital interfaces are by nature conservative. Now, for the first time, there’s a complete guide to timing analysis and simulation that will help you manage the tradeoffs between signal integrity, performance, and cost. Writing from the perspective of a practicing SI engineer and team lead, Greg Edlund of IBM presents deep knowledge and quantitative techniques for making better decisions about digital interface design. Edlund shares his insights into how and why digital interfaces fail, revealing how fundamental sources of pathological effects can combine to create fault conditions. You won’t just learn Edlund’s expert techniques for avoiding failures: you’ll learn how to develop the right approach for your own projects and environment. 本書特色： Coverage includes 1 . Systematically ensure that interfaces will operate with positive timing margin over the product𠏋 lifetime馼ithout incurring excess cost 2 . Understand essential chip-to-chip timing concepts in the context of signal integrity 3 . Collect the right information upfront, so you can analyze new designs more effectively 4 . Review the circuits that store information in CMOS state machines𨩅nd how they fail 5 . Learn how to time common-clock, source synchronous, and high-speed serial transfers 6 . Thoroughly understand how interconnect electrical characteristics affect timing: propagation delay, impedance profile, crosstalk, resonances, and frequency-dependent loss 7 . Model 3D discontinuities using electromagnetic field solvers 8 . Walk through four case studies: coupled differential vias, land grid array connector, DDR2 memory data transfer, and PCI Express channel 9 . Appendices present a refresher on SPICE modeling and a high-level conceptual framework for electromagnetic field behaviorObjective, realistic, and practical, this is the signal integrity resource engineers have been searching for.
圖解電磁學：從概念到
超圖解電動車的構造與
看圖學Python：
數位影像處理
資料結構：使用Pyt
Excel VBA快
OLED有機發光二極
MATLAB程式設計
放電魚小學堂：電從哪
圖解半導體：從設計、
為了保障您的權益，新絲路網路書店所購買的商品均享有到貨七天的鑑賞期（含例假日）。退回之商品必須於鑑賞期內寄回（以郵戳或收執聯為憑），且商品必須是全新狀態與完整包裝(商品、附件、內外包裝、隨貨文件、贈品等)，否則恕不接受退貨。
