µn¤J
¡U
µù¥U
¡U
·|û¤¤¤ß
¡U
µ²±b
¡U
°ö°V½Òµ{
Å]ªk§Ì¤l
¡U
¦Û¸ê¥Xª©
¡U
¹q¤l®Ñ
¡U
«ÈªA¤¤¤ß
¡U
´¼¼z«¬¥ßÊ^·|û
®Ñ¦W
¥Xª©ªÀ
§@ªÌ
isbn
½s¸¹
5050Å]ªk²³Äw
|
NG®Ñ«°
|
°ê»Ú¯Å«~µP½Òµ{
|
Àu´f³qª¾
|
ÅRÆE^¶¯µ¼Öºë¿ï
|
89S51/52 ³æ´¹¤ù»P±MÃD»s§@³Ì¨Î½d¥»¡G¨Ï¥ÎKeil(ªþ½d¨Òµ{¦¡ÀɮפÎKeil C³nÅé)
¦¹§@ªÌµL¬ÛÃö®ÑÄy
¤å¾Ç¤p»¡
¤å¾Ç
¡U
¤p»¡
°ÓºÞ³Ð§ë
°]¸g§ë¸ê
¡U
¦æ¾P¥øºÞ
¤H¤åÃÀ§{
©v±Ð¡Bõ¾Ç
ªÀ·|¡B¤H¤å¡B¥v¦a
ÃÀ³N¡B¬ü¾Ç
¡U
¹q¼vÀ¸¼@
Ày§Ó¾i¥Í
ÂåÀø¡B«O°·
®Æ²z¡B¥Í¬¡¦Ê¬ì
±Ð¨|¡B¤ß²z¡BÀy§Ó
¶i׾Dzß
¹q¸£»Pºô¸ô
¡U
»y¨¥¤u¨ã
Âø»x¡B´Á¥Z
¡U
x¬F¡Bªk«ß
°Ñ¦Ò¡B¦Ò¸Õ¡B±Ð¬ì¥Î®Ñ
¬ì¾Ç¤uµ{
¬ì¾Ç¡B¦ÛµM
¡U
¤u·~¡B¤uµ{
®a®x¿Ë¤l
®a®x¡B¿Ë¤l¡B¤H»Ú
«C¤Ö¦~¡Bµ£®Ñ
ª±¼Ö¤Ñ¦a
®È¹C¡B¦a¹Ï
¡U
¥ð¶¢®T¼Ö
º©µe¡B´¡¹Ï
¡U
¨î¯Å
A SIGNAL INTEGRITY ENGINEER¡¦S COMPANION¡GREAL-TIME TEST AND MEASUREMENT AND DESIGN SIMULATION
§@ªÌ¡G
LAWDAY¡BIRELAND¡BEDLUND
¤ÀÃþ¡G
¤u·~¡E¤uµ{
¡þ
¹q¤l¡E¹q¾÷
ÂO®Ñ¨t¦C¡G¹ê¥Î¹q¤l
¥Xª©ªÀ¡G
¥þµØ¹Ï®Ñ
¥Xª©¤é´Á¡G2009/1/1
ISBN¡G0131860062
®ÑÄy½s¸¹¡Gkk0215193
¶¼Æ¡G460
©w»ù¡G
1400
¤¸
®Ñ»ùY¦³²§°Ê¡A¥H¥Xª©ªÀ¹ê»Ú©w»ù¬°·Ç
qÁÊ«á¥ß§Y¬°±z¶i³f
qÁÊ«á¥ß§Y¬°±z¶i³f¡G¥Ø«eµL®w¦s¶q,ŪªÌ¤Uq«á,¶}©l¶i¤J½Õ®Ñµ{§Ç,¤@¯ë¤Ñ¼Æ¬ù¬°2-10¤u§@¤é(¤£§t¨Ò°²¤é)¡C
¹ÎÁʼƳ̧C¬° 20 ¥»¥H¤W
µû»ù¼Æ¡G
(½Ð±N·Æ¹«²¾¦Ü¬P¬P³B¶i¦æµû»ù)
¥Ø«e¥§¡µû»ù¡G
¤å¦r³sµ²
½Æ»s»yªk
A SIGNAL INTEGRITY ENGINEER¡¦S COMPANION¡GREAL-TIME TEST AND MEASUREMENT AND DESIGN SIMULATION
¹Ï¤ù³sµ²
½Æ»s»yªk
¤À
¨É
¤º®e²¤¶
¦PÃþ±ÀÂË
This is the industry’s most comprehensive, authoritative, and practical guide to modern Signal Integrity (SI) test and measurement for high-speed digital designs. Three of the field’s leading experts guide you through systematically detecting, observing, analyzing, and rectifying both modern logic signal defects and embedded system malfunctions. The authors cover the entire life cycle of embedded system design from specification and simulation onward, illuminating key techniques and concepts with easy-to-understand illustrations. Writing for all electrical engineers, signal integrity engineers, and chip designers, the authors show how to use real-time test and measurement to address today’s increasingly difficult interoperability and compliance requirements. They also present detailed, start-to-finish case studies that walk you through commonly encountered design challenges, including ensuring that interfaces consistently operate with positive timing margins without incurring excessive cost; calculating total jitter budgets; and managing complex tradeoffs in high-speed serial interface design.
¥b¾ÉÅé²£·~·§½×
¾÷¾¹¾Ç²ß¡G±q²z½×¨ì¹ê
¥b¾ÉÅé¿nÅé¹q¸ô»sµ{§Þ
LabVIEWµ{¦¡³]
¹q¤l¾Ç(°ò¦·§©À)(
¬Ý¹Ï¾ÇC»y¨¥»P¹Bºâ«ä
¹q¸£ºô»Úºô¸ô¡G¥Ñ¤W¦Ó
LabVIEW»P·P´ú
¹Ï¸Ñ¹qºÏ¾Ç¡G±q·§©À¨ì
¶W¹Ï¸Ñ¹q°Ê¨®ªººc³y»P
¬°¤F«O»Ù±zªºÅv¯q¡A·sµ·¸ôºô¸ô®Ñ©±©ÒÁʶRªº°Ó«~§¡¨É¦³¨ì³f¤C¤ÑªºÅ²½à´Á¡]§t¨Ò°²¤é¡^¡C°h¦^¤§°Ó«~¥²¶·©óŲ½à´Á¤º±H¦^¡]¥H¶lÂW©Î¦¬°õÁp¬°¾Ì¡^¡A¥B°Ó«~¥²¶·¬O¥þ·sª¬ºA»P§¹¾ã¥]¸Ë(°Ó«~¡Bªþ¥ó¡B¤º¥~¥]¸Ë¡BÀH³f¤å¥ó¡BÃØ«~µ¥)¡A§_«h®¤¤£±µ¨ü°h³f¡C