µn¤J
¡U
µù¥U
¡U
·|û¤¤¤ß
¡U
µ²±b
¡U
°ö°V½Òµ{
Å]ªk§Ì¤l
¡U
¦Û¸ê¥Xª©
¡U
¹q¤l®Ñ
¡U
«ÈªA¤¤¤ß
¡U
´¼¼z«¬¥ßÊ^·|û
®Ñ¦W
¥Xª©ªÀ
§@ªÌ
isbn
½s¸¹
5050Å]ªk²³Äw
|
NG®Ñ«°
|
°ê»Ú¯Å«~µP½Òµ{
|
Àu´f³qª¾
|
ÅRÆE^¶¯µ¼Öºë¿ï
|
STARTING OUT WITH JAVA¡GFROM CONTROL STRUCTURES THROUGH OBJECTS 4/E (M-PIE)(W/CD)
¦¹§@ªÌµL¬ÛÃö®ÑÄy
¤å¾Ç¤p»¡
¤å¾Ç
¡U
¤p»¡
°ÓºÞ³Ð§ë
°]¸g§ë¸ê
¡U
¦æ¾P¥øºÞ
¤H¤åÃÀ§{
©v±Ð¡Bõ¾Ç
ªÀ·|¡B¤H¤å¡B¥v¦a
ÃÀ³N¡B¬ü¾Ç
¡U
¹q¼vÀ¸¼@
Ày§Ó¾i¥Í
ÂåÀø¡B«O°·
®Æ²z¡B¥Í¬¡¦Ê¬ì
±Ð¨|¡B¤ß²z¡BÀy§Ó
¶i׾Dzß
¹q¸£»Pºô¸ô
¡U
»y¨¥¤u¨ã
Âø»x¡B´Á¥Z
¡U
x¬F¡Bªk«ß
°Ñ¦Ò¡B¦Ò¸Õ¡B±Ð¬ì¥Î®Ñ
¬ì¾Ç¤uµ{
¬ì¾Ç¡B¦ÛµM
¡U
¤u·~¡B¤uµ{
®a®x¿Ë¤l
®a®x¡B¿Ë¤l¡B¤H»Ú
«C¤Ö¦~¡Bµ£®Ñ
ª±¼Ö¤Ñ¦a
®È¹C¡B¦a¹Ï
¡U
¥ð¶¢®T¼Ö
º©µe¡B´¡¹Ï
¡U
¨î¯Å
DIGITAL SYSTEM DESIGNS AND PRACTICES: USING VERILOG HDL AND FPGAS
§@ªÌ¡G
LIN
¤ÀÃþ¡G
¥~¤å®ÑÄy
¡þ
ºî½×
¥Xª©ªÀ¡G
¥þµØ¹Ï®Ñ
¥Xª©¤é´Á¡G2009/1/1
ISBN¡G9780470823231
®ÑÄy½s¸¹¡Gkk0317086
¶¼Æ¡G0
©w»ù¡G
1500
¤¸
Àu´f»ù¡G
88
§é
1320
¤¸
®Ñ»ùY¦³²§°Ê¡A¥H¥Xª©ªÀ¹ê»Ú©w»ù¬°·Ç
qÁÊ«á¥ß§Y¬°±z¶i³f
qÁÊ«á¥ß§Y¬°±z¶i³f¡G¥Ø«eµL®w¦s¶q,ŪªÌ¤Uq«á,¶}©l¶i¤J½Õ®Ñµ{§Ç,¤@¯ë¤Ñ¼Æ¬ù¬°2-10¤u§@¤é(¤£§t¨Ò°²¤é)¡C
¹ÎÁʼƳ̧C¬° 20 ¥»¥H¤W
µû»ù¼Æ¡G
(½Ð±N·Æ¹«²¾¦Ü¬P¬P³B¶i¦æµû»ù)
¥Ø«e¥§¡µû»ù¡G
¤å¦r³sµ²
½Æ»s»yªk
DIGITAL SYSTEM DESIGNS AND PRACTICES: USING VERILOG HDL AND FPGAS
¤º®e²¤¶
¦PÃþ±ÀÂË
DIGITAL SYSTEM DESIGNS AND PRACTICES: USING VERILOG HDL AND FPGAS System-on-a-chip (SoC) has become an essential technique to lower product costs and maximize power efficiency, particularly as the mobility and size requirements of electronics continues to grow. It has therefore become increasingly important for electrical engineers to develop a strong understanding of the key stages of hardware description language (HDL) design flow based on cell-based libraries or field-programmable gate array (FPGA) devices. Honed and revised through years of classroom use, Lin focuses on developing, verifying, and synthesizing designs of practical digital systems using the most widely used hardware description Language: Verilog HDL. 本書特¦â 1 . Explains how to perform synthesis and verification to achieve optimized synthesis results and compiler times 2 . Offers complete coverage of Verilog syntax Illustrates the entire design and verification flow using an FPGA case study 3 . Presents real-world design examples such as LED and LCD displays, GPIO, UART, timers, and CPUs 4 . Emphasizes design/implementation tradeoff options, with coverage of ASICs and FPGAs 5 . Provides an introduction to design for testability 6 . Gives readers deeper understanding by using problems and review questions in each chapter 7 . Comes with downloadable Verilog HDL source code for most examples in the text 8 . Includes presentation slides of all book figures for student reference
Drucker on
Financial
Manchukuo
Wittgenste
The Mingji
Memories o
Internatio
Bound Feet
A Medical
A City Mis
¬°¤F«O»Ù±zªºÅv¯q¡A·sµ·¸ôºô¸ô®Ñ©±©ÒÁʶRªº°Ó«~§¡¨É¦³¨ì³f¤C¤ÑªºÅ²½à´Á¡]§t¨Ò°²¤é¡^¡C°h¦^¤§°Ó«~¥²¶·©óŲ½à´Á¤º±H¦^¡]¥H¶lÂW©Î¦¬°õÁp¬°¾Ì¡^¡A¥B°Ó«~¥²¶·¬O¥þ·sª¬ºA»P§¹¾ã¥]¸Ë(°Ó«~¡Bªþ¥ó¡B¤º¥~¥]¸Ë¡BÀH³f¤å¥ó¡BÃØ«~µ¥)¡A§_«h®¤¤£±µ¨ü°h³f¡C